Volume 2, Issue 4 (11-2020)                   sjis 2020, 2(4): 1-9 | Back to browse issues page

XML Persian Abstract Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Yargholi M, Vali M. A Fast Settling Multi-Standard CMOS Fractional-N Frequency Synthesizer for DECT/GSM/ CDMA &/NADC Wireless Communication Standards. sjis. 2020; 2 (4) :1-9
URL: http://sjis.srpub.org/article-5-82-en.html
Department of Computer and Electrical Engineering, University of Zanjan, Zanjan, Iran
Abstract:   (182 Views)
A fast settling multi-standard CMOS fractional-N frequency synthesizer for DECT, GSM, CDMA and NADC wireless communication standards is proposed. This frequency synthesizer was simulated with ADS2008 in TSMC RF CMOS 0.18 µm. Frequency range is 824-1900 MHz, a switched capacitor LC-VCO was used in order to produce this frequency range. Frequency synthesizers have three main specifications of phase noise, settling time and power consumption. A new channel select circuit was designed instead of ∑∆ modulator to locate spur tones far from center frequency. A high reference frequency was used in order to reduce the VCO phase noise and locate the spur tones far from center frequency; these tones are produced by charge pump (reference spur) and N/N+1 divider (fractional spur). Two ways were used for phase noise optimization; in the first way phase noise was reduced by a low pass filter and a bypass capacitor (CT) that eliminate thermal noise and 2ω0 harmonics of tail current source; in the second way with biasing of VCO transistors only in saturation region preventing reduction of quality factor(Q) in tank circuit. These two ways in VCO of DECT were used, consequently the phase noise at 1875MHz center frequency was improved from -119.4 dBc/Hz at 3.4 MHz offset frequency to -144.3 dBc/Hz at 3.4 MHz offset frequency. The settling time for all standards was achieved less than almost 1 μs over the entire frequency range. For DECT synthesizer phase noise of -116.37 dBc/Hz at 3 MHz offset frequency was obtained, the first spur tone was located in 7.35 MHz offset from center frequency, also settling time of 350ns was obtained. The whole frequency synthesizer in loop1 (for DECT) draws 13 mA and in loop2 (for GSM900, CDMA & NADC) draws 13.67 mA from a 1.8 V voltage supply.
Full-Text [PDF 911 kb]   (37 Downloads)    
Type of Study: Research | Subject: Signal Processing
Received: 2020/09/5 | Accepted: 2020/10/30 | Published: 2020/11/30

1. Li Lin, Design techniques for high performance integrated frequency synthesizers for multi-standard wireless communication applications. University of California, Fall 2000.
2. Razavi B. RF Microelectronics. Second Edition, Prentice Hall PTR, September 2011.
3. Razavi B. Design of analog CMOS integrated circuits. McGraw-Hill, 2001.
4. Banerjee D. PLL performance, simulation and design. 4th Edition, National Semiconductor, 2006.
5. Weigandt TC. Low-Phase-Noise, Low-Timing-Jitter design techniques for delay cell based VCOs and frequency synthesizers. University of California, Spring 1998.
6. Panchal A. Analysis of different topologies of inverter in 0.18µm CMOS technology and its comparision. Int J Eng Sci Technol. 2011; 3: 8124-8137.
7. Rael JJ, Abidi AA. Physical processes of phase noise in differential LC oscillators. Prpc CICC. 2000; 569-572.
8. Samori C. et al. Spectrum folding and phase noise in LC tuned oscillators. IEEE Tran Circ Syst. 1998; 45: 781-791. [DOI:10.1109/82.700925]
9. Rabaey JM, Chandrakasan A, Nikolic B. Digital Integrated Circuits a Design Perspective. Second Edition, 2003.
10. Ziabakhsh S, Zoghi M. Design of a low-power high-speed t-flip-flop using the gate-diffusion input technique. 17th Telecommunications forum TELFOR, 2009; 1470-1473.
11. Vaucher CS, Ferencic I, Locher M, Sedvallson S, Voegeli U, Wang Z. A family of low-power truly modular programmable dividers in standard 0.35-μm MOS technology. IEEE J Solid-State Circ. 2000; 35(7): 1039-1045. [DOI:10.1109/4.848214]
12. Bohra R, Soni S, Nath V, Ranjan SM. A low power, low dead zone phase frequency detector in 180nm CMOS technology for wireless communication application. J Info Syst Comm. 2012; 3: 282-284.
13. Chou CP, Lin ZM, Chen JD. A 3-PS dead-zone double-edge-checking phase frequency detector with 4.78 GHz operating frequencies. The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 2004.
14. Talwekar RH, Limaye SS. A high-speed, low power consumption positive edge triggered D flip-flop for high speed phase frequency detector in 180 nm CMOS technology. Int J VLSI Des Comm Syst. 2012; 3(5): 157-167. [DOI:10.5121/vlsic.2012.3513]
15. Yu P, Gong Z, Gu M, Shi Y, Dai FF. A 430MHz-2.15GHz Fractional-N frequency synthesizer synthesizer for DVB and ABS-S applications. IEEE 2009 CICC. 2009; 247-250. [DOI:10.1109/CICC.2009.5280850]

Add your comments about this article : Your username or Email: